



**OUTLINE DRAWING**

Dimensions in mm

**H3****BLOCK DIAGRAM****PIN :**

- ① Pin : RF INPUT
- ② VBB : BASE BIAS SUPPLY
- ③ VCC1 : 1st. DC SUPPLY
- ④ VCC2 : 2nd. DC SUPPLY
- ⑤ Po : RF OUTPUT
- ⑥ GND : FIN

**ABSOLUTE MAXIMUM RATINGS** ( $T_c = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		17	V
VBB	Base bias		10	V
Icc	Total current		6	A
Pin(max)	Input power	$Z_G = Z_L = 50 \Omega$	0.3	W
Po(max)	Output power	$Z_G = Z_L = 50 \Omega$	28	W
Tc(OP)	Operation case temperature		-30 to 110	°C
Tstg	Storage temperature		-40 to 110	°C

Note. Above parameters are guaranteed independently.


**ELECTRICAL CHARACTERISTICS** ( $T_c = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit
			Min	Max	
f	Frequency range	$P_{in} = 0.2\text{W}$ $V_{cc} = 12.5\text{V}$ $V_{bb} = 9\text{V}$ $Z_G = Z_L = 50 \Omega$	430	450	MHz
Po	Output power		17		W
$\eta_T$	Total efficiency		35		%
2fo	2nd. harmonic			-30	dBc
$P_{in}$	Input VSWR			2.5	-
-	Load VSWR tolerance	$V_{cc} = 15.2\text{V}$ , $V_{bb} = 9\text{V}$ $P_o = 14\text{W}$ ( $P_{in}$ : controlled) Load VSWR=20:1(All phase), 2sec. $Z_G = 50 \Omega$	No degradation or destroy		-


Note. Above parameters, ratings, limits and conditions are subject to change.

## TYPICAL PERFORMANCE DATA


OUTPUT POWER, POWER GAIN, TOTAL EFFICIENCY, INPUT VSWR VS. FREQUENCY CHARACTERISTICS (M57716)




OUTPUT POWER, TOTAL COLLECTOR CURRENT VS. INPUT POWER




INTERMODULATION DISTORTION VS. OUTPUT POWER



OUTPUT POWER VS. DC SUPPLY VOLTAGE



**INPUT IMPEDANCE, OUTPUT  
IMPEDANCE VS. FREQUENCY**



## DESIGN CONSIDERATION OF HEAT RADIATION.

Please refer to following consideration when designing heat sink.

### 1. Junction temperature of incorporated transistors at standard operation.

(1) Thermal resistance between junction and package of incorporated transistors.

a) First stage transistor

$$R_{th(j-c)1} = 15^{\circ}\text{C/W} \text{ (Typ.)}$$

b) Second stage transistor

$$R_{th(j-c)2} = 6^{\circ}\text{C/W} \text{ (Typ.)}$$

c) Final stage transistor

$$R_{th(j-c)3} = 2^{\circ}\text{C/W} \text{ (Typ.)}$$

(2) Junction temperature of incorporated transistors at standard operation.

- Conditions for standard operation.

$$P_0 = 14W, V_{CC} = 12.5V, P_{in} = 80mW, \eta_T = 35\% \text{ (minimum rating)}, P_{o1} \text{ (Note 1)} = 1W, P_{o2} \text{ (2)} = 4.5W, I_T = 3.2A \text{ (I}_{T1}\text{ (3)} = 0.15A, I_{T2}\text{ (4)} = 0.55A, I_{T3}\text{ (5)} = 2.5A)$$

Note 1: Output power of the first stage transistor

Note 2: Output power of the second stage transistor

Note 3: Circuit current of the first stage transistor

Note 4: Circuit current of the second stage transistor

Note 5: Circuit current of the final stage transistor

- Junction temperature of the first stage transistor

$$T_{j1} = (V_{CC} \times I_{T1} - P_{o1} + P_{in}) \times R_{th(j-c)1} + T_c \text{ (6)} \\ = (12.5 \times 0.15 - 1 + 0.08) \times 15 + T_c \\ = 14.4 + T_c \text{ }(^{\circ}\text{C)}$$

Note 6: Package temperature of device

- Junction temperature of the second stage transistor

$$T_{j2} = (V_{CC} \times I_{T2} - P_{o2} + P_{o1}) \times R_{th(j-c)2} + T_c \\ = (12.5 \times 0.55 - 4.5 + 1) \times 6 + T_c \\ = 20.3 + T_c \text{ }(^{\circ}\text{C})$$

- Junction temperature of the final stage transistor

$$T_{j3} = (V_{CC} \times I_{T3} - P_o + P_{o2}) \times R_{th(j-c)3} + T_c \\ = (12.5 \times 2.5 - 14 + 4.5) \times 2 + T_c \\ = 43.5 + T_c \text{ }(^{\circ}\text{C})$$

### 2. Heat sink design

In thermal design of heat sink, try to keep the package temperature at the upper limit of the operating ambient temperature (normally T<sub>a</sub> = 60°C) and at the output power of 14W below 90°C.

The thermal resistance R<sub>th(c-a)</sub><sup>(7)</sup> of the heat sink to realize this:

$$\text{Note 7: } R_{th(c-a)} = \frac{T_c - T_a}{(P_o/\eta_T) - P_o + P_{in}} = \frac{90 - 60}{(14/0.35) - 14 + 0.08} \\ = 1.15 \text{ }(^{\circ}\text{C/W})$$

Note 7: Inclusive of the contact thermal resistance between device and heat sink.

Mounting the heat sink of the above thermal resistance on the device,

$$T_{j1} = 104.4 \text{ }(^{\circ}\text{C}, T_{j2} = 110.3 \text{ }(^{\circ}\text{C}, T_{j3} = 133.5 \text{ }(^{\circ}\text{C}) \text{ at } T_a = 60 \text{ }(^{\circ}\text{C}, T_c = 90 \text{ }(^{\circ}\text{C})$$

In the annual average of ambient temperature is 30°C,

$$T_{j1} = 74.4 \text{ }(^{\circ}\text{C}, T_{j2} = 80.3 \text{ }(^{\circ}\text{C}, T_{j3} = 103.5 \text{ }(^{\circ}\text{C})$$

As the maximum junction temperature of these incorporated transistors T<sub>jmax</sub> are 175°C, application under fully derated condition is ensured.